

HYBRID HARDWARE/SOFTWARE PACKET FILTER

Maya B. Gokhale
48 Sumac
Los Alamos, New Mexico 87544

CITIZEN OF THE UNITED STATES

HYBRID HARDWARE/SOFTWARE PACKET FILTER

The present invention generally relates to packet filters for verifying information transfers between operating systems over computer networks, and, more specifically to packet filters utilizing both hardware and software. This invention was made with Government support under Contract No. W-7405-ENG-36 awarded by the U.S. Department of Energy. The Government has certain rights in the invention.

BACKGROUND OF THE INVENTION

A packet filter is used to scan certain fields within a packet to determine whether that packet should be accepted or rejected by the operating system. It is common practice to write rules that specify the action to be taken when certain fields in a packet match certain required conditions. For example, the network administrator might want to log all packets coming to the "ftp" port of a certain machine.

Rules describing the pattern to be matched and the subsequent action to be taken on a match often are expressed in a simple control language, a so-called "little language." In some realizations, a set of rules is compiled to the machine language of a virtual machine that is then emulated by a software program. The packet is analyzed by running the generated program within the emulated virtual machine.

There are many different rule languages currently in existence. These rule languages include the "snort" language and the Network Flight Recorder's "ncode." The structure of these languages provides for the ability to check incoming packets, route them to appropriate

destinations, and perform other operations such as logging the packet or alerting the network administrator.

Although current languages as embodied in software, provide the necessary verification procedures, they are slow and difficult to adapt for particular verification requirements. That is, it requires significant amounts of time to rewrite code and install the new code in order to provide for a new type of verification. This loss of time is often detrimental to operation of a server computer and to the operation of its packet filtering functions.

The present invention presents a hybrid system to accomplish this function. The hybrid system utilizes both software and hardware to provide much more rapid adaptation to changing rule and requirements for acceptance and routing incoming packets. Although the prior art compiles rules to machine code for a virtual processor, the present invention compiles the rules into actual hardware circuits for evaluation of the rules. This hybrid approach provides much more rapid decision, routing, and other actions.

It is therefore an object of the present invention to provide a packet filter that uses a combination of hardware and software to determine the status of incoming packets.

It is another object of the present invention to provide a packet filter that can be easily reconfigured for changing packet-filtering requirements.

It is still another object of the present invention to provide a packet filter that operates much faster than the prior art filters.

Additional objects, advantages and novel features of the invention will be set forth in part in the description which follows, and in part will become apparent to those skilled in the art upon examination of the following or may

be learned by practice of the invention. The objects and advantages of the invention may be realized and attained by means of the instrumentalities and combinations particularly pointed out in the appended claims.

5 SUMMARY OF THE INVENTION

To achieve the foregoing and other objects, and in accordance with the purposes of the present invention, as embodied and broadly described herein, a hybrid hardware/software packet filter comprises rule compiling 10 means for assembling packet acceptance rules and creating a rule table, and outputting the rule table. A configurable hardware circuit receives the rule table and creates hardware circuits representing the rule table for applying the rule table to the packet and outputting a match bit 15 vector indicating whether the packet matched a corresponding entry in the rule table. Linking means receive the match bit vector for linking the match bit vector with the corresponding entry in the rule table for directing the packet to a destination determined by the 20 rule table.

In another aspect of the present invention and in accordance with its principles and purposes hybrid hardware/software method of filtering incoming packets comprises the steps of compiling a rule table to be applied 25 to incoming packets; configuring hardware to create circuits representative of the rule table; comparing the incoming packets with the circuits representative of the rule table; outputting a match bit vector indicative of whether a packet matches a corresponding entry in the rule 30 table; linking the match bit vector with the corresponding entry in the rule table; and directing the incoming packets to destinations determined by the rule table.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated
5 in and form a part of the specification, illustrate
the embodiments of the present invention and,
together with the description, serve to explain the
principles of the invention. In the drawings:

FIGURE 1 is a block diagram of the rule compiler
10 portion of the present invention.

FIGURE 2 is a block diagram of the
hardware/software packet processing system of the
present invention.

DETAILED DESCRIPTION

15 The present invention provides a
hardware/software packet filter that operates
considerably faster than present software filters.
The invention can be understood most easily through
reference to the drawings.

20 In Figure 1, the rule compiler 10 portion of the
present invention is illustrated in block form. As
seen, specified rules 11 are input to configurable
hardware circuits 12 and to software rule table 13a
in software 13 for processing by software rule
25 program 13b. Rule compiler 10 translates a given
textual rule description into some form of machine
code. Commonly, this involves encoding the rule
description in a software data structure.

Each rule description describes values to match
30 in the fields of interest in the incoming packet.
Fields of interest may include, for example, source
or destination IP addresses, TCP or UDP port numbers,

flags within the header, or content within the packet. Field values may be specific alphanumeric values referred to as "exact match" herein, or may contain wild cards, referred to as "any" herein.

5 The action to be taken in response to incoming descriptions may be as simple as accepting or rejecting a packet, or may be more complicated, such as logging the packet or generating an alert to a network administrator. The standard semantics for a
10 rule set is that each rule is considered in order until a rule description is matched, and the action associated with that matched rule description is followed.

As shown in Figure 2, acquired packets 21 are
15 input to hardware matcher 22. Output from hardware matcher 22 consists of match bit vector 22a provided to software rule table 13a, and the packet 22b provided to software rule program 13b. The process of match detection then is to evaluate the data
20 structure of the incoming packet, comparing each field stored in software with the corresponding field in the packet. When a match is identified, the corresponding bit in match bit vector 22a is set. The software rule program then performs the action
25 described in the corresponding software rule table data structure.

In contrast to the prior art practice, the present invention, as illustrated in Figures 1 and 2, compiles a portion of each rule directly into
30 hardware circuits 12, and the remainder into software rule table 13a. This practice of employing a combination of hardware and software is in sharp

contrast to the purely software approach of filtering intrusion detection programs such as "snort." As compared to the Berkeley Packet Filter, the present invention generates logic circuits that directly

5 interpret the rule descriptions rather than generate machine code for a virtual machine that is emulated in software.

The generated hardware rule description of the present invention can be loaded onto a Field

10 Programmable Gate Array (FPGA). This arrangement can accelerate packet processing by an order of magnitude over prior art approaches.

The generated hardware of the present invention can be implemented in either of two ways. One way is

15 referred to as the "direct method," and the other is referred to as the "table-driven method."

In the direct method, rule compiler 10 (Figure 1) generates a hardware circuit description in Very High Speed Integrated Circuit Hardware Circuit Description

20 (VHDL), although it could be generated in any appropriate Hardware Description Language (HDL), such as Verilog.

For illustrative purposes only, VHDL is utilized in this description. The output of rule compiler 10

25 is a VHDL entity definition containing Register-Transfer-Level VHDL. The generated VHDL contains a hardware circuit that realizes the input rule set. The input to this circuit is the set of fields specified in the field definition. Output from this

30 circuit is a single bit indicating either acceptance or rejection.

As an example, the fields consist of:

- GATEWAY PROGRAM
1. source IP address, a 32 bit number
 2. destination IP address, a 32 bit number
 3. source port, a 32 bit number
 4. destination port, a 32 bit number
 5. flag, an 8-bit number.

The rules are as follows:

Rule 1:
 dest IP address = any
 dest port = any
 source IP address = 0x80a5cac0
 source port = any
 action = block

Rule 2:
 dest IP address = 0x80a5cfbf
 dest port = 0x19
 source IP address = any
 source port = any
 action = pass

Rule 3:
 dest IP address = any
 dest port = any
 source IP address = any
 source port = any
 action = block

For the preceding example, with the direct method, the VHDL generated from the above field definitions and rule set follows:

```
library IEEE;
use IEEE.std_logic_1164.all;
entity G439 is
    port (
        Clk : in std_logic; -- System Clock
        Reset : in std_logic; -- System Reset
        FLAG: in std_logic_vector(7 downto 0);
        DEST_PORT: in std_logic_vector(31 downto 0);
        DEST_IP: in std_logic_vector(31 downto 0);
        SOURCE_PORT: in std_logic_vector(31 downto
        0);
        SOURCE_IP: in std_logic_vector(31 downto 0);
        result: out std_logic_vector(1 downto 0);
```

```

    );
end G439;
architecture TL of G439 is
begin
  5    rule_process: process(Clk, Reset)
    begin
      result <= '1';
      if (Reset = '1') then result <= '1';
      elsif rising_edge(Clk) then
        10      if SOURCE_IP = X80a5cac0 then
          result <= '1';
          endif;
          elsif DEST_IP = X80a5cfbf then
            if DEST_PORT = X19 then
              15      result <= '0';
              endif;
              endif;
              else result <= '1';
            end process;
            20      end RTL;

```

In pseudo code (see below) used to describe the direct method algorithm, the following applies:

- 25 1. for each field definition describing a field f_i
create an input port definition p_i
2. create clock and reset input ports
3. create result output port
- 30 4. generate boilerplate to initialize result, handle
reset, and then
check for rising edge of clock.
- 35 5. for each rule j with action action_j,
for each field f_i,
if exact match to a number num_i is specified,
if this is the first exact match
generate "if f_i = num_i then"
- 40 else generate "elsif f_i = num_i then"

if action is allow
generate "action_j <= '0';"
- 45 else generate "action_j <= '1';"

for each field f_I
if exact match to a number num_i is specified
generate "end if;"
5
6. generate boilerplate to end the VHDL architecture.

The result match bit vector returned by the hardware
is used to index software rule table 13a (Figure 2). The
10 software portion of the rule corresponding to either the
highest priority result or all results may then be
evaluated in software 13 (Figure 1).

In the table-driven method, the present invention
configures a Field Programmable Gate Array (FPGA) as a
15 Content Addressable Memory (CAM). The number of CAM slots
depends on the type and size of the FPGA and number of
unique hardware rule pattern matches desired. FPGAs that
can be configured as CAMs include those fabricated by
Altera Corporation and Xilinx Corporation. The commercial
20 offerings include "Apex" from Altera Corporation and
"Virtex" from Xilinx Corporation.

With the table driven method, rule compiler 10 (Figure
1) generates a CAM slot entry by concatenating the desired
field values. The match vector returned by the CAM is then
25 used exactly as in the direct method described above to
trigger evaluation of the software portions of one or more
rules.

The above-described table-driven method is more
efficient when Boolean components of different rules are
30 disjoint. The previously described direct method can be
more efficient when many different rules share common
components, as rule compiler 10 can rearrange the control
logic to factor out common components and only evaluate
each rule once.

It is to be understood that in addition to routing packets to particular destinations, the present invention also can provide intrusion detection. In this case, the packets not only are logged to a destination, but also 5 packets that appear to be suspicious may be directed to a destination where they are logged or an alert of some type could be generated.

Prior art packet filtering methods are not able to keep up with rates above 1Gb/s. The present invention, 10 using either of the two hardware configurations described, will be one to two orders of magnitude faster.

The foregoing description of the preferred embodiments of the invention has been presented for purposes of illustration and description. It is not intended to be 15 exhaustive or to limit the invention to the precise form disclosed, and obviously many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and its practical 20 application to thereby enable others skilled in the art to best utilize the invention in various embodiments and with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the claims appended hereto.